BOARD OF TECHNICAL EDUCATION

tified)

MAHARASHT (Autonomous)

(ISO/IEC - 2700



### SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

### **Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in thefigure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constantvalues may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub		An	swers		Marking
No.	Q. N.					Scheme
1	(A)	Attempt any FIVE of the	following:			10- Total
						Marks
	(a)	List the binary,octal and	l hexadecimal numb	ers for decimal no	. 0 to 15	2M
	Ans:					2M
		DECIMAL	BINARY	OCTAL	HEXADECIMAL	
		0	0000	0	0	
		1	0001	1	1	
		2	0010	2	2	
		3	0011	3	3	
		4	0100	4	4	
		5	0101	5	5	
		6	0110	6	6	
		7	0111	7	7	
		8	1000	10	8	



Subject Name: Digital technique

Model Answer \_Subject Code:

	9	1001	11	9		
	10	1010	12	A		
	11	1011	13	В		
	12	1100	14	С		
	13	1101	15	D		
	14	1110	16	E		
	15	1111	17	F		
(b)	Define fan-in and fan-o	ut of a gate.				2M
		tor-transistor logic	(TTL) gates have on		ough	
	some have more than tw Fan-out is a term that d single logic gate can fee	vo. A typical logic g efines the maximun	n number of digital in	puts that the output		1M
(c)	some have more than ty Fan-out is a term that d	vo. A typical logic g efines the maximun d. Most transistor-t	n number of digital in ransistor logic ( TTL )	puts that the output gates can feed up to		1M 2M
(c) Ans:	some have more than tw Fan-out is a term that d single logic gate can fee other digital gates.	vo. A typical logic g efines the maximun d. Most transistor-t	n number of digital in ransistor logic ( TTL )	puts that the output gates can feed up to		
	some have more than tw Fan-out is a term that do single logic gate can fee other digital gates. Compare between synce	vo. A typical logic g efines the maximun d. Most transistor-t hronous and async	n number of digital in ransistor logic ( TTL )	puts that the output gates can feed up to <b>y two points).</b>		2M
	some have more than tw Fan-out is a term that d single logic gate can fee other digital gates.	vo. A typical logic g efines the maximum d. Most transistor-t hronous and asymp Counter	n number of digital in ransistor logic ( TTL ) hronous counter (an Asynchronou	puts that the output gates can feed up to <b>y two points).</b>		2M Any tv 1M
	some have more than two Fan-out is a term that do single logic gate can fee other digital gates. Compare between synce Synchronous (	vo. A typical logic g efines the maximum d. Most transistor-t hronous and asymp Counter triggered	n number of digital in ransistor logic ( TTL ) hronous counter (an Asynchronou	puts that the output gates can feed up to y two points). us Counter k is applied to		2M Any tv 1M for ea
	some have more than two Fan-out is a term that does single logic gate can fee other digital gates. Compare between synce Synchronous (All flip flops are	vo. A typical logic g efines the maximum d. Most transistor-t hronous and asymp Counter triggered	n number of digital in ransistor logic ( TTL ) hronous counter (an <b>Asynchronou</b> Different cloc	puts that the output gates can feed up to y two points). us Counter k is applied to		2M Any tv 1M for ea
	some have more than two Fan-out is a term that does single logic gate can fee other digital gates. Compare between synce Synchronous (Compare for a single for a single single single for a single sin	vo. A typical logic g efines the maximum d. Most transistor-t hronous and asymp Counter triggered	n number of digital in ransistor logic ( TTL ) hronous counter (an <b>Asynchronou</b> Different cloc different flip f	puts that the output gates can feed up to y two points). us Counter k is applied to lops.		2M Any tw 1M for eac
	some have more than tw Fan-out is a term that d single logic gate can fee other digital gates. Compare between sync Synchronous ( All flip flops are with same clock It is faster.	vo. A typical logic g efines the maximum d. Most transistor-t hronous and asymp counter triggered	n number of digital in ransistor logic ( TTL ) hronous counter (an Different clock different flip f It is lower	puts that the output gates can feed up to y two points). us Counter k is applied to lops. latively easy.		2M Any tv 1M for eac compa





Model Answer

Subject Name: Digital technique

\_Subject Code:

22320

(d)	State two specification of DAC.	2M
Ans:	1.Resolution:	Any
	<b>Resolution</b> is defined as the ratio of change in analog output voltage resulting from a	two
	change of 1 LSB at the digital input VFS is defined as the full scale analog output	1M 1
	voltage i.e. the analog output voltage when all the digital input with all digits 1. Resolution = VFS /( $2n - 1$ )	each
	<b>2. Accuracy:</b>	
	Accuracy indicates how close the analog output voltage is to its theoretical value. It indicates	
	the deviation of actual output from the theoretical value. Accuracy depends on the accuracy	
	of the resistors used in the ladder, and the precision of the reference voltage used. Accuracy	
	is always specified in terms of percentage of the full scale output that means maximum	
	output voltage	
	3. Linearity:	
	The relation between the digital input and analog output should be linear.	
	However practically it is not so due to the error in the values of resistors used for the resistive networks.	
	4. Temperature sensitivity:	
	The analog output voltage of D to A converter should not change due to changes in	
	temperature.	
	But practically the output is a function of temperature. It is so because the resistance values	
	and OPAMP parameters change with changes in temperature.	
	5. Settling time:	
	The time required to settle the analog output within the final value, after the change in	
	digital input is called as settling time.	
	The settling time should be as short as possible. 6. Long term drift	
	Long term drift are mainly due to resistor and semiconductor aging and can affect all the	
	characteristics.	
	Characteristics mainly affected are linearity, speed etc.	
	7. Supply rejection	
	Supply rejection indicates the ability of DAC to maintain scale, linearity and other important	
	characteristics when the supply voltage is varied.	
	Supply rejection is usually specified as percentage of full scale change at or near full scale	
	voltage at 250e	
	8. Speed:	
	It is defined as the time needed to perform a conversion from digital to analog. It is also defined as the number of conversions that can be performed per second.	

# OUR CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228





e)	Write the gray code to given no. $(1101)_2 = (?)$ Gray.	2M
Ans:	1 1 0 1 Binary Code	2M
	1 0 1 1 Gray Code	
f)	(1101) <sub>2</sub> = (1011) Gray Define encoder, write the IC number of IC used asdecimal I to BCD encoder.	2M
Ans:	An encoder is a device or circuit that converts information from one format or code to another, for the purpose of standardization, speed or compression.	Definat on-1M
	Decimal to BCD encoder IC- 74147	IC-1M
g)	Draw the logical symbol of EX-OR and EX-NOR gate.	2M
Ans:	EX-OR GATE:- EX-NOR GATE:- $A \cdot \overline{B} + \overline{A} \cdot B$	EX-OR- 1M
	$A \longrightarrow Out \\ A \cdot B + \overline{A} \cdot \overline{B}$	EX-NOR 1M

Q. No.	Sub Q. N.	Answers	Scheme
2		Attempt any THREE of the following:	12- Total Marks





Subject Name: Digital technique

Model Answer

\_Subject Code:

a)	Convert:	4M
	(i) $(AD92.BCA)_{16} = (?)_{10} = (?)_8 = (?)_2$	
Ans:	(AD92.BCA) <sub>16</sub>	1.5N
	$= (10 \times 16^{3}) + (13 \times 16^{2}) + (9 \times 16^{1}) + (2 \times 16^{0}) + (11 \times 16^{-1}) + (12 \times 16^{-2}) + (10 \times 16^{-3})$	
	= 40960 + 3328 + 144 + 2 + 0.6857 + 0.046875 + 0.00244	
	= (44434.7368) <sub>10</sub>	1M
		1.5N
	(AD92.BCA) <sub>16</sub> =(1010 1101 1001 0010.1011 1100 1010) <sub>2</sub>	
	(AD92.BCA) <sub>16</sub> = (1010 1101 1001 0010.1011 1100 1010) <sub>2</sub>	
	=(001 010 110 110 010 010.101 111 001 010)2	
	=(126622.5712) <sub>8</sub>	
	Note: any other method can be considered.	
b)	Simplify the following and realize it	4M
	$Y = A + \overline{AB}C + \overline{AB}\overline{C} + ABC + \overline{AB}$	
Ans:	$Y = A + \overline{ABC} + \overline{ABC} + ABC + \overline{AB}$	4M





Subject	Name: Digital technique	SUMMER-19 EXAMINATIOI Model Answer	N _Subject Code:	22320	
	$= A(1+BC)$ $= A + \overline{A}$ $= A + \overline{A}$ $= (A + \overline{A})$ $= (A + \overline{B})$ $= (A + \overline{B})$	B · (A+B)			
c)	Explain the following cha (i) Noise margin (ii) Power dissipat (iii) Figure of meri (iv) Speed of oper	t		4M	
Ans:	both logic 1 and logic0.	e amount to noise voltage circuit e amount of power dissipated in a		ipution	each initio
	Figure of Merit: It is defin	ed as the product of propagation	delay and power di	ssipated by	



**BOARD OF TECHNICAL EDUCATION** 






Subject Name: Digital technique

\_Subject Code: Model Answer

22320

the gate. Speed of Operation: Speed of a logic circuit is determined by the time between the application of input and change in the output of the circuit. d) Draw logic diagram of half adder circuit 4M Ans: 4M в arry OR Sum Carry Note: logic diagram using NAND/NOR also can be considered. Sub Q. Answers Marking No. Q. N. Scheme 3 Attempt any THREE of the following : 12- Total Marks



a)

SUMMER-19 EXAMINATION Model Answer

Draw the circuit of successive approximation type ADC and explain its working

Subject Code:

22320


4M

Ans:		
	Offset voltage $\pm 1/2$ LSB = 0.5	
	Analog voltage V <sub>a</sub> V <sub>i</sub> Comparator V <sub>o</sub> Clock	Diagram 2M
	The successive approximation A/D converter is as shown in fig. An analog voltage (Va) is constantly compared with voltage Vi, using a comparator. The output produced by comparator (Vo) is applied to an electronic Programmer. If Va=Vi, then Vo=0 & then no conversion is required. The programmer displays the value of Vi in the form of digital O/P. But if Va Vi, then the O/P is changed by the programmer. If Va> Vi, then value of Vi is increased by 50% of earlier value. But if Va< Vi, then value of Vi is decreased by 50% of earlier value. This new value is converted into analog form, by D/A converter so as to compare it with Va again. This procedure is repeated till we get Va=Vi. As the value of Vi is changed successively, this method is called as successive-approximation A/D converter.	Explanat ion 2M
b)	Describe the operation of R-S flip flop using NAND gates only .	4M
Ans:		
<u> </u>		

# OUR<sup>P</sup>CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228







# OUR CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228





Subject Name: Digital technique

Model Answer

\_Subject Code: 22320

	CLK		INPUTS	OU	TPUTS	REMARK	
		S	R	Qn+1	$\overline{Qn+1}$	-	
	0	x	X	Qn	Qn	No change	
	1	0	0	Qn	Qn	No change	
	1	0	1	0	1	Reset	
	1	1	0	1	0	Set	
	1	1	1	?	?	Forbidden	
c)	Give classi	fication of mer	nory and compa	are RAM and ROM	(any four point	ts)	4M
	PRIMA ROM PPF -EF -EF	ROM PROM EPROM	R			D	ation 2M Conside even if Second ry memor is not writter
	Compariso	on between R/ 	AM and ROM		RAM		
				1. Davida			
	1. Te	emporary Stora	ge.	1.Permane	ni storage.		
		emporary Stora ore data in MB		2.Store dat			





### SUMMER-19 EXAMINATION

### Model Answer

\_Subject Code:

22320

		4. Writing data is Faster.4. Writing data is Slower.	
			Compari son 2M
	d)	State the applications of shift register.	4M
	Ans:	1] Shift register is used as <b>Parallel to serial converter</b> , which converts the parallel data into serial data. It is utilized at the transmitter section after Analog to Digital Converter (ADC) block.	Each Applicati on 1M
		2] Shift register is used as <b>Serial to parallel converter</b> , which converts the serial data into parallel data. It is utilized at the receiver section before Digital to Analog Converter (DAC) block.	Any other relevant applicati
		3] Shift register along with some additional gate(s) generate the sequence of zeros and ones. Hence, it is used as <b>sequence generator</b> .	on must b e consider
		4] Shift registers are also used as <b>counters</b> . There are two types of counters based on the type of output from right most D flip-flop is connected to the serial input. Those are Ring counter and Johnson Ring counter.	ed
Q. No.	Sub Q. N.	Answers	Marking Scheme
4		Attempt any THREE of the following :	12- Total Marks
	(a)	Subtract the given number using 2's compliment method:	4M
		(i) $(11011)_2 - (11100)_2$ (ii) $(1010)_2 - (101)_2$	
	Ans:	i) Subtract (11011) <sub>2</sub> – (11100) <sub>2</sub> using 2's complement binary arithmetic.	
		Solution:	
		$(11011)_2 - (11100)_2$	
		Now,	
		2's complement of (11100) <sub>2</sub> = 1's complement of (11100) <sub>2</sub> +1	2's
		1's complement of <b>(11100)</b> <sub>2</sub> = (00011) <sub>2</sub>	comple ment


# OUR<sup>Page 11/</sup> KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228





**SUMMER-19 EXAMINATION** Subject Name: Digital technique Subject Code: 22320 Model Answer 2's complement = 00011+1 = 00100 1M Therefore, 1 1 0 1 1 0 0 1 0 0 1 1 1 1 1 There is no carry it indicates that results is negative and in 2's complement form i.e.(11111)<sub>2</sub>. Therefore, for getting true value i.e.(+1) take 2's complement of (11111) is Final 1's complement + 1 = 00000 + 1Answer-**1M**  $Ans = (00001)_2$ Ans:  $(11011)_2 - (11100)_2 = 2$ 's complement of  $(11111)_2 = (-1)_{10}$ Subtract  $(1010)_2$  -  $(101)_2$  using 2's complement binary arithmetic. ii) 2's complement of  $(0101)_2 = 1$ 's complement of  $(0101)_2 + 1$ 1's complement of  $(0101)_2 = (1010)_2$ 2's complement = 1010+1 = 1011 2's comple Therefore, ment **1M** 1 1 1 0 1 0 1 There is carry ignore it, which indicates that results is positive i.e.(+5)  $= (0101)_2$ Final Ans:  $(1010)_2 - (101)_2 = (0101)_2 = (+5)_{10}$ Answer-1M (b) 4M Stare De-Morgan's theorem and prove any one

## OUR CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228





Г

### SUMMER-19 EXAMINATION

Subject	Name: D	igital t	echniq	ue	Mod	del Answe	<u>:r</u>	_Subje	ct Code:	22320	
Ans:	D <b>e Mor</b> It states individua	that	the co		ent of s	um is eq	ual to the	product c	of the cor	npliment of	State nts-1 each
	1	$(\overline{A+B})$	$) = \overline{A}$	$\overline{B}$							Anyc
	Proof:										proo 2M
		Α	в	Ā	B	A+B	(	B)	ĀĒ	Ī	2.01
		0	0	1	1	0	1		1		
		0	1	1	0	1	0		0		
		1	0	0	1	1	0		0		
		1	1	0	0	1	0		0		
	( <u>A B</u> ) = Proof:	= A +	B			Ŷ	<b>*</b>				
			A	В	Ā	B	A.B	$(\overline{A}\overline{B})$	$\overline{A} + \overline{B}$		
			0	0	1	1	0	1	1		
			0	1	1	0	0	1	1		
			1	0	0	1	0	1	1		
			1	1	0	0	1	0	0		
(c)											4M
	Compar										1



**BOARD OF TECHNICAL EDUCATION** 



### **SUMMER-19 EXAMINATION**

Model Answer

### Subject Name: Digital technique

\_Subject Code:

	PLA	PAL	Any for
	1) Both AND and OR arrays are	1) OR array is fixed and AND array is	4 point 1M eac
	programmable	programmable.	
	2) Costliest and complex than PAL	2) Cheaper and simpler	
	<ol> <li>AND array can be programmed to get desired minterms.</li> </ol>	<ol> <li>AND array can be programmed to get desired minterm.</li> </ol>	
	<ol> <li>Large number of functions can be implemented.</li> </ol>	<ol> <li>Provides the limited number of functions.</li> </ol>	
	5) Provides more programming flexibility.	<ol> <li>Offers less flexibility, but more likely used.</li> </ol>	
(d)	Reduce the following expression using K-map	and implement it	4M
	F(A,B,C,D ) =∏M (1,3,5,7,8,10,14)		
Ans:	СЪ	$\sim$	Kmap-
	АВ 00 01	1 10	1M
		(A+D)	Pairs-
		$0$ $(A+\overline{D})$ $(A+\overline{D})$	1.5M
		0	
	$\begin{array}{c c} 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 4 \\ 0 \\ 5 \\ \end{array}$	0	1.5M Final
	01 4 0 5	$\begin{array}{c c} 0 \\ \hline 3 \\ \hline 0 \\ \hline 7 \\ \hline \end{array} \\ \hline (\overline{A} + \overline{C} + D)$	1.5M Final Ans-
		$\begin{array}{c} 0 \\ 3 \\ \hline \end{array} \\ \hline $ \\ \hline \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array}  \\ \\ \\ \\	1.5M Final Ans-
	01 4 0 5	$\begin{array}{c c} 0 \\ \hline 3 \\ \hline 0 \\ \hline 7 \\ \hline \end{array} \\ \hline (\overline{A} + \overline{C} + D)$	1.5M Final Ans-
	$\begin{array}{c c} 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1.5M Final Ans-



**SUMMER-19 EXAMINATION** Model Answer

\_Subject Code:

22320


(e) Ans:	A D A D A D D D D D D D D D D D D D							4M Diagram -1.5M Working -1.5M State- 1M	
		J	Inp <i>K</i>	outs CLK	Out Q	puts Q	Comments		
		0 0 1 1	0 1 0 1	† † † †	Q <sub>0</sub> 0 1 Q <sub>0</sub>	Q₀ 1 0 Q₀	No change RESET SET Toggle		
	The clock signal	is app	lied tc	) CLK input					

OUR CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228









Q. No.	Sub Q. N.	Answers	Marking Scheme
5.		Attempt any TWO of the following:	12- Total Marks
	a)	Design BCD to seven segment decoder using IC 7447 with its truth table.	6M

## OUR<sup>P</sup>CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228

**BOARD OF TECHNICAL EDUCATION** 


ريزي (ISO/IEC - 2700 tified)

MAHARASHT

(Autonomous)



### SUMMER-19 EXAMINATION



OURPOENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228





Subject Name: Digital technique

Model Answer

\_Subject Code:


	Common Cathode Display:	
	BCD C Decodet BCD C Decodet Decodet Signis C Decodet Signis C	
	Truth Table	
	BCB inpub $75egpunt coded outputs       Diaptor         D       C       B       A       B       C       d       c       f       g       outputy         D       C       B       A       B       C       d       c       f       g       outputy         D       C       D       A       B       C       d       c       f       g       outputy         D       C       D       I       I       I       I       I       D       I       I       D       I       I       D       I       I       D       I       I       D       I       I       D       I       I       D       I       I       D       I       I       D       I       I       D       I       <$	
b)	Describe the working of 4 bit universal shift register.	6M
Ans:		





### SUMMER-19 EXAMINATION Model Answer


\_Subject Code:








**SUMMER-19 EXAMINATION** 



e: | 22320







Truth Table 2M


SUMMER-19 EXAMINATION

Model Answer

Subject Name: Digital technique

\_Subject Code:

22320



# OUR<sup>PCENTERS</sup> : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228






Subject Name: Digital technique

Model Answer

\_Subject Code:








SUMMER-19 EXAMINATION Model Answer

\_Subject Code:

	Fig: Circuit diagram of MOD 6 asynchronous counter	
b)	Design 1:8 de multiplexer using 1:4 de multiplexer	6M
Ans:		Design 3M










DEGREE & DIPLOMA ENGINEERING



## OUR<sup>P</sup>CENPERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228





Subject Name: Digital tech	SUMMER-19 EXAMINAT Inique <u>Model Answer</u>	ION _Subject Code:	22320	
$V_0 = -\left(\frac{R}{3}\right)$ $V_0 = -\left(\frac{R}{3}\right)$	$\frac{P}{R} \cdot \frac{VR}{24} = b_0 + \frac{Rf}{3R} \cdot \frac{VR}{23} = b_1 + \frac{Rf}{3R}$	7	$\frac{\sqrt{R}}{2}$ b3) 21	М

OUR<sup>P</sup>CENPERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228